Call For Paper Volume:4 Issue:10 Oct'2017 |

Synthesis and Implementation of PLC on FPGA

Publication Date : 10/07/2015



Author(s) :

Sonali Khairnar , Savita Sandip Raut .


Conference Name :
4th International Conference on Recent Trends in Engineering & Technology(ICRTET-2015) July 2-4,2015 Organized by SNJB's KBJ College of Engineering,Chandwad,Nashik,Maharashtra,India



Abstract :

Programmable logic controller (PLCs) has become an indispensable control unit in the Industrial control field. But the performance of traditional PLC will be restricted by the length of ladder diagram and the operation speed of the microprocessor. It is difficult to adapt to the requirements of high-speed control in modern industry. Therefore, figuring out a way to realize highspeed control becomes more and more important. Field programmable gate array (FPGA) has characteristics of supporting high-speed parallel execution and hardware configuration. Realizing the function of PLC by it can greatly improve the execution speed of control logic and this is an important way to solve the current problems of PLC. The performance of programmable logic controllers is often constrained by the microprocessor and the real-time firmware of the controller. Field programmable gate arrays (FPGAs) are an attractive potential implementation medium for high-speed control because of their fast and parallel execution and programmable nature. Ladder Diagrams are a standard graphical programming method for industrial controllers, but compilers from Ladder Diagrams to FPGA hardware do not yet exist. So this Project is the conversation of Ladder to VHDL programming in order to meet the FPGA advantages. The project is to implement Batch Processing Application on FPGA based PLC and to have a comparative study on results when implemented on it. The Batch Processing Application the contents are mixed in the user defined proportion taking into consideration of various parameters like the weight of the content used, time each hopper of the content will open in order to pour into the mixer hopper. Then at what temperature and pressure the content is mixed is to be maintained. The FPGA based PLC plays important role in opening and closing of the solenoid valve of each hopper, if the timing delay occurs then mixer is not mixed in the proper proportion. In order to do so the application is implemented on PLC and FPGA based PLC controlled, and the comparison is done related to it.PLC, based on FPGA, can greatly improve the speed of logic control.


No. of Downloads :

10


Indexing

Web Design MymensinghPremium WordPress ThemesWeb Development

Conference organizers are invited to submit conference proposals. Contact: info.ijmter@gmail.com

July 3, 2017

International Conference on Recent Trends in Engineering and Technology published by IJMTER

May 10, 2016
Prof. Rahulkumar M. Sonar Program Director, ICRTET'2015 Conference Venue: SNJB's Late Sau. K. B. Jain College of Engineering Chandwad

National Conference on “Advances in Engineering and Technology for Sustainable Development” @ Government Polytechnic, Nagpur (MS) , Published By IJMTER

February 24, 2015
Currently Being Held @ Government Polytechnic, Nagpur (MS), INDIA Date: 27th February,2015 Published & Proceeding By: IJMTER Published in Volume-2 , Issue- 2 February-2015

We welcome innovative Research from Researcher.

September 30, 2014

Welcome to International Journal of Modern Trends in Engineering and Research

July 21, 2014