Call For Paper Volume:4 Issue:8 Aug'2017 |

RISC PROCESSOR FOR COMPUTER HARDWARE INTRODUCTION

Publication Date : 30/06/2015



Author(s) :

Rahul Kumawat , Anant Kumar Tiwari , Vijay Kumar Sharma.


Volume/Issue :
Volume 2
,
Issue 6
(06 - 2015)



Abstract :

Processors are the heart of all “smart” devices, whether they be electronic devices or otherwise. Their smartness comes as a direct result of the decisions and controls that processor makes .The existing commercial microprocessors are provided as black box units; with which users are unable to monitor internal signals and operation process, neither can they modify the original structure. In order to solve this problem 16-bit fully functional single cycle processor is designed in terms of its architecture and its functional capabilities. The procedure of design and verification for a 16-bit processor is introduced in this paper. The key architecture elements are being described, as well as the hardware block diagram and internal structure. The summary of instruction set is presented. This processor is modify as a VERILOG Hardware Description Language (VERILOGHDL) and gives access to every internal signal. In order to consume fewer resources, the design of arithmetic logical unit (ALU) is optimized. The RTL views and verified simulation results of processor are shown in this paper. The synthesis report of the design is also described. The design architecture is written in VERILOG Hardware Description Language (VERILOGHDL) code using Xilinx ISE tool for synthesis and simulation


No. of Downloads :

8


Indexing

Web Design MymensinghPremium WordPress ThemesWeb Development

RISC PROCESSOR FOR COMPUTER HARDWARE INTRODUCTION

June 30, 2015