

SPACE VECTOR MODULATION FOR NINE-SWITCH INVERTER

Ch.Srinivasulu Reddy¹,E.Parameswara Reddy²
¹EEE,Associate Professor & HOD, PBR VITS
²EEE,M.Tech Scholar, PBR VITS

Abstract— This paper proposes space vector modulation for nine switch inverter as dual output inverter. proposed technique compared with carrier based PWM technique and space vector modulation technique (SVM).SVM technique increases the sum modulation indices up to 15% in contrast with conventional scheme, in which the sum of modulation indices is equal or less than one. The extra high voltage available for a given input dc-voltage translates to higher torque. This paper introduces novel SVM technique with minimum semiconductor switching and reduced THD .Min semiconductor switching method reduces the cost of power devices and thermal heat effect ,this scheme will be advantages for high power applications .Where as reduce THD method minimize the total harmonic distortion .The performance of proposed SVM for nine switch inverter is verified by simulation .

Keywords— Nine –switch inverter , Space Vector Modulation (SVM),SPWM.

I. INTRODUCTION

Inverters are used as dc/ac converter and power controller for ac load such as motor drivers. In many cases, there are two or more ac loads, which require independent control. The conventional solution is to use separate inverters. This increases cost and volume of system. A dual output inverter has been presented in [1] using only nine semiconductor switches (see Fig. 1). This inverter is known as nine- switch inverter and is also used as an ac/ac converter in [2] and [3]. The nine-switch inverter is composed of two conventional inverters with three common switches .in nine-switch inverter sum modulation index of two outputs must be less than or equal to one. Therefore, voltage amplitude of outputs is smaller, compared with two separate inverters [4].This problem can rectify by space vector modulation. In [1], carrier-based pulse width modulation (PWM) methods have been proposed for nine-switch inverter. This paper proposes space vector modulation (SVM) methods for the aforementioned nine-switch inverter .This paper is organized as follows. Section II describes the carrier-based PWM control method for nine-switch inverter. Section III describes the proposed SVM for nine-switch inverter, as well as two special SVMs with minimum switching number and THD. Section IV presents simulation and experimental results.




Figure 1. Nine-switch Inverter

V_Z	V_{AU}	V_{AU}	V_Z	V_{AU}	V_{AU}	V_Z	V_{AL}	V_{AL}	V_Z	V_{AL}	V_{AL}	V_Z
$\frac{T_4}{4}$	T_1	T_2	$\frac{T_4}{2}$	T_2	T_1	$\frac{T_4}{2}$	T_3	T_4	$\frac{T_4}{2}$	T_4	T_3	$\frac{T_4}{4}$

Figure 4. Typical SVM switching vector sequence

Table 2. SVM switching vectors

Vector	Leg A	Leg B	Leg C	Type
1	1	0		Upper Active
2	0			
3				
4	1	1		
5	0			
6	0	1		
7	-1	1		Lower Active
8	1			
9				
10	-1	-1		
11	1			
12	1	-1		
13	1	1		Zero
14	1			
15	0	0		

Table II does not include all possible variations of switching states $\{1\}$, $\{0\}$, and $\{-1\}$. Since a vector including $\{-1\}$ and $\{0\}$ connects both loads to the dc source at the same time, the loads lose their independence and they cannot have independent frequencies. This is the reason for avoiding a vector that includes combinations of $\{-1\}$ and $\{0\}$. To determine the proper active vectors, two space vector diagrams are proposed as shown in Fig. 5. The diagrams (a) and (b) are used to determine the upper and lower active vectors, respectively. The SVM active vectors are determined with regard to location of upper reference signal (v_{refU}) in the diagram (a) and lower reference signal (v_{refL}) in the diagram (b). The reference signals for the upper and lower outputs are defined as,




Figure 5. Space vector diagrams for nine-switch inverter. (a) Upper output (b) Lower output

$$\overline{V_{refL}} = V_{refL} \angle \alpha_L$$

where

$$\alpha_U = 2\pi f_U t + \phi_U$$

$$\alpha_L = 2\pi f_L t + \phi_L$$

where f_U, f_L are the frequencies, and ϕ_U, ϕ_L are the phases. All zero vectors V_{13}, V_0, V_7 can be used for zero states. The type of zero vectors can be selected based on control goals and optimizations such as minimum number of semiconductor switchings.

The switching time intervals of vectors are calculated as

$$T1 = \frac{\sqrt{3}}{2} mUT \sin\left(\frac{\pi}{3} - \alpha_U\right)$$

$$T2 = \frac{\sqrt{3}}{2} mUT \sin(\alpha_U)$$

$$T3 = \frac{\sqrt{3}}{2} mL T \sin\left(\frac{\pi}{3} - \alpha_L\right)$$

$$T4 = \frac{\sqrt{3}}{2} mL T \sin(\alpha_L)$$

where $T1, T2$ are the time interval of upper active vectors, $T3, T4$ are time of lower active vectors, T_0 is time of zero vectors and T is switching period. U and L are upper and lower modulation indices, respectively, and defined by

$$mU = 2 \frac{V_{refU}}{V_i}$$

$$mL = 2 \frac{V_{refL}}{V_i}$$

The sum of active vector time intervals must be less or equals to T . Thus, the following constrain must be satisfied .

$$(mU + mL) \leq \frac{2}{\sqrt{3}} \approx 1.155$$

Equation (12) clearly indicates that in the proposed SVM scheme, sum of modulation indices increases about 15% a very important feature to provide higher torque for a given input dc-voltage. In the case of washing machines, the above capability translates to higher machine capacity (in terms of cloth load) at high spin speed (e.g., 1800 r/min) an important product feature in marketplace.

V_{refU} in I, III or V					V_{refL} in I, III or V					
V_{13}	V_{AU2}	V_{AU1}	V_{AU1}	V_{AU2}	V_{13}	V_{AL1}	V_{AL2}	V_{AL2}	V_{AL1}	V_{13}
$\frac{T_0}{2}$	T_2	T_1	T_1	T_2	T_0	T_3	T_4	T_4	T_3	$\frac{T_0}{2}$
V_{refU} in II, IV or VI					V_{refL} in I, III or V					
V_{13}	V_{AU1}	V_{AU2}	V_{AU2}	V_{AU1}	V_{13}	V_{AL1}	V_{AL2}	V_{AL2}	V_{AL1}	V_{13}
$\frac{T_0}{2}$	T_1	T_2	T_2	T_1	T_0	T_3	T_4	T_4	T_3	$\frac{T_0}{2}$
V_{refU} in I, III or V					V_{refL} in II, IV or VI					
V_{13}	V_{AU2}	V_{AU1}	V_{AU1}	V_{AU2}	V_{13}	V_{AL2}	V_{AL1}	V_{AL1}	V_{AL2}	V_{13}
$\frac{T_0}{2}$	T_2	T_1	T_1	T_2	T_0	T_4	T_3	T_3	T_4	$\frac{T_0}{2}$
V_{refU} in II, IV or VI					V_{refL} in II, IV or VI					
V_{13}	V_{AU1}	V_{AU2}	V_{AU2}	V_{AU1}	V_{13}	V_{AL2}	V_{AL1}	V_{AL1}	V_{AL2}	V_{13}
$\frac{T_0}{2}$	T_1	T_2	T_2	T_1	T_0	T_4	T_3	T_3	T_4	$\frac{T_0}{2}$

Figure 6. SVM with reduced number of semiconductor switching

A switching vector sequence for the proposed SVM is shown in Figure 6. This switching sequence is developed to reduce the the number of semiconductor switching. The zero vectors are placed just between two upper and lower active vectors. In upper active vectors, legs are in state $\{1\}$ or $\{0\}$ and in lower active vectors, legs are in state $\{1\}$ or $\{-1\}$. If V_{13} zero vector is placed between the

active vectors, minimum number of switching is required. While if V14 or V15 zero vectors are used, number of switching is increased.

There are two odd active vectors (V1, V3, V5, V8, V10, and V12) and two even active vectors (V2, V4, V6, V7, V9, and V11) in a switching sequence. In an even active vector, two legs are in state {1}, while in an odd active vector only one leg is in state {1}. If even active vectors are placed next to V13, number of switching will be reduced even more (see Fig. 6).

$V_{ref U}$ in I, III or V					$V_{ref L}$ in I, III or V				
V _{AU2}	V _{AU1}	V ₁₄	V _{AU1}	V _{AU2}	V _{AL1}	V _{AL2}	V ₁₅	V _{AL2}	V _{AL1}
T ₂	T ₁	T ₀	T ₁	T ₂	T ₃	T ₄	T ₀	T ₄	T ₃
$V_{ref U}$ in II, IV or VI					$V_{ref L}$ in I, III or V				
V _{AU1}	V _{AU2}	V ₁₄	V _{AU2}	V _{AU1}	V _{AL1}	V _{AL2}	V ₁₅	V _{AL2}	V _{AL1}
T ₁	T ₂	T ₀	T ₂	T ₁	T ₃	T ₄	T ₀	T ₄	T ₃
$V_{ref U}$ in I, III or V					$V_{ref L}$ in II, IV or VI				
V _{AU2}	V _{AU1}	V ₁₄	V _{AU1}	V _{AU2}	V _{AL2}	V _{AL1}	V ₁₅	V _{AL1}	V _{AL2}
T ₂	T ₁	T ₀	T ₁	T ₂	T ₄	T ₃	T ₀	T ₃	T ₄
$V_{ref U}$ in II, IV or VI					$V_{ref L}$ in II, IV or VI				
V _{AU1}	V _{AU2}	V ₁₄	V _{AU2}	V _{AU1}	V _{AL2}	V _{AL1}	V ₁₅	V _{AL1}	V _{AL2}
T ₁	T ₂	T ₀	T ₂	T ₁	T ₄	T ₃	T ₀	T ₃	T ₄

Figure 7. SVM with reduced THD

There are other possible switch generation methods too, e.g., a switching method, to reduce THD. To minimize THD, active vectors for each output should be centrally placed within the switching period. Fig. 7 shows a switching vector sequence that shifts active vector into center of switching period, hence reducing THD. In this sequence, zero vectors are inserted between active vectors. In Fig. 7, V14 is inserted between upper active vectors and V15 is inserted between lower active vectors.

IV. SIMULATIONS AND EXPERIMENTAL RESULTS

Parameter		value
Switching frequency		3kHz
f _U		25Hz
f _L		50Hz
R _{load}		5ohm
L _r		5mH
Nine switch inverter	U	0.40
	L	0.50

Table 3. Simulation parameters

The proposed SVM are simulated for nine-switch inverter. Two Similar RL loads are connected to the outputs of inverter. Simulation parameters are listed in Table III. Number of switching of semiconductors for nine-switch inverter inverter using carrier-based PWM and the proposed SVMs are shown in Table IV. Number of switching for 0.1 s with parameters of Table III is calculated.

	SPWM	SVM(Minimum switching)	SVM(Minimum switching)
Nine-switch	3500	2400	3348

Table 4. Number of semiconductor switching

The nine-switch inverter with input dc source of 415 V is simulated and implemented with reduced number of switching SVM. Figures. 8 and 9 show line– line voltage and phase voltage of both outputs, respectively




Figure 8. Line voltage of Nine-switch inverter




Figure 9. Phase voltage of Nine-switch inverter (min switching SVM), (100 V/DIV, 10ms/DIV).




Figure 10. Output currents of Nine-switch inverter (min switching SVM). (10A/DIV, 10 ms/DIV).

It can be seen that both outputs have expected frequencies. The load current is shown in Figure 10. It can be seen that the load currents have nearly sinusoidal waveforms. Figure. 11 shows THD of load current versus load current magnitude for different cases: (a) carrier-based PWM, (b) reduced THD SVM and (c) minimum semiconductor switching SVM.




Figure 11(a). Carrier –based PWM method




Figure 11(b). Reduced THD SVM method



Figure 11(c). Minimum semiconductor switching SVM method

From the above simulation results THD for carrier – based PWM method is 21.27% ,for minimum semiconductor switching SVM method is 20.89% and for reduced THD SVM method THD in load current is 18.9%.

V.CONCLUSION

In this paper, the SVM of nine-switch inverter was proposed , Switching sequence of the proposed SVM is composed of the upper active vectors, the lower active vectors and the zero vectors. The upper and lower active vectors are determined via two space vector diagram. The proposed SVM increases sum of modulation indices up to 15%, an important feature in providing higher torque for a given input dc-voltage. The proposed SVMs were simulated for the nine-switch inverter, two SVM

algorithms are developed to reduce THD and number of semiconductor switching. The performance of the proposed SVMs was verified using computer simulation.

REFERENCES

- [1] T. Kominami and Y. Fujimoto, "A novel nine-switch inverter for independent control of two three-phase loads," in Proc. IEEE Ind. Appl. Soc. Annu. Conf. (IAS) 2007, pp. 2346–2350.
- [2] C. Liu, B. Wu, N. Zargari, and D. Xu, "A novel three-phase three-leg AC/AC converter using nine IGBTs," IEEE Trans. Power Electron., vol. 24, no. 5, pp. 1151–1160, May 2009
- [3] C. Liu, B. Wu, N. Zargari, and D. Xu, "A novel nine-switch PWM rectifier inverter topology for three-phase UPS applications," J. Eur. Power Electron. (EPE), vol. 19, no. 2, pp. 1–10, 2009.
- [4] K. Oka, Y. Nozawa, R. Omata, K. Suzuki, A. Furuya, and K. Matsuse, "Characteristic comparison between five-leg inverter and nine-switch inverter," in Proc. Power Converters. Conf., Nagoya, 2007, pp. 279–283.

Mr. Ch.Srinivasulu Reddy completed B.Tech in the year of 2002. He received M.Tech (EPE) in the year of 2008 from JNTUH, Hyderabad. Working as Associate Professor and HOD from 10 years. His areas of research is Renewable Energy Sources and Power Quality Improvements.

Mr. E.Parameswara Reddy was born in 1991. He received B. Tech (EEE) degree from JNT University, Anantapur in 2012 and Pursuing M. Tech (Power Electronics) from PBR Visvodaya Institute of Technology and Science, affiliated to JNT University, Anantapur. His research interests are in the areas of Power Electronics and Flexible AC Transmission Systems.

