

Double Tail Comparator Using FinFET

Revathy T R

Department of Electronics and Communication, Mohandas College of Engineering and Technology

Abstract — The need for ultra low-power, area efficient, and high speed analog-to-digital converters is pushing toward the use of dynamic regenerative comparators to maximize speed and power efficiency. A new dynamic comparator is proposed, where the circuit of a conventional double tail comparator is modified for low-power and fast operation even in small supply voltages using FinFET .By replacing MOSFET with FinFET the power dissipation in the dynamic comparator can be reduced. Scalability of the device occur by occupying less space . FinFET logic circuits have significantly improved voltage scalability from the perspective of performance/energy. Design and analysis of double tail comparator is being proposed to be simulated using LT SPICE

Key words – . *FinFET, MOSFET, LT SPICE*

I. INTRODUCTION

One of the most important analog circuits required in many analog integrated circuits is comparator. It is used for the comparison between two same or different electrical signals. The Comparator design becomes an important issue when design technology is scaled down. Due to the non-linear behavior of threshold voltage when design technology is scaled down, performance of Comparator is most affected. Many versions of comparator are proposed to achieve desirable output in sub-micron and deep submicron design technologies. The selection of particular topology is dependent upon the requirements and applications of the design. Low power circuit design has emerged as a principal theme in today's electronics industry .

This Comparators have essential influence on the overall performance in high speed analog to digital convertors(ADCs). In wide-ranging a comparator is a device, which compares two currents or voltages and produces the digital output based on the comparison. Since comparators are usually not used with feedback, there is no need for compensation so neither the area reduction or speed reduction value is invited. Comparators are known as 1-bit analog to digital converter and for that reason they are mostly used in large quantity in A/D converter Dynamic comparators are widely used in the design of high speed ADCs. Latched comparators are very attractive for many applications such as high-speed ADCs, memory sense amplifiers (SAs) and data receivers. High speed flash ADCs, need high speed, low power and small chip area. The designed dynamic latch comparator is required for high-speed analog-to-digital converters to get faster signal conversion and to reduce the power dissipation, which is protected to noise. However, since this comparator has two tail transistors which limit the total current flowing through the both of the outputs, it shows strong dependency of speed and offset voltage with different common-mode input voltage. To overcome this drawback, the comparator with separated input-gain stage and output-latch stage was introduced.The structure of double-tail dynamic comparator is based on design of a separate input and latch stage. Thisseparation enables fast operation over a wide common-modeand supply voltage range. The conventional double-tail comparator does not require high voltage or stacking of too many transistors. A conventional double-tail comparatorhas less stacking and then can operate at lower supply voltages compared to the conventional

dynamic comparator. Basically by adding a few minimum-size transistors to the conventional double-tail dynamic comparator, latch delay time is reduced. This also results in considerable power savings when compared to the conventional double-tail comparator.

In this paper, a comprehensive analysis about the power of dynamic comparators has been presented for various architectures. FinFET technology has recently seen a major increase in adoption for use within integrated circuits. The FinFET technology promises to provide the deliver superior levels of scalability needed to ensure that the current progress with increased levels of integration within integrated circuits can be maintained.

The FinFET offers many advantages in terms of IC processing that means that it has been adopted as a major way that forwards for incorporation within IC technology. FinFET technology has been born as a result of the increase in the levels of integration. Some of the landmark chips of the relatively early integrated circuit era had a low transistor count even though they were advanced for the time. The 6800 microprocessor for example had just 5000 transistors. Today's have many orders of magnitude more. To achieve the large increases in levels of integration, many parameters have changed. Fundamentally the feature sizes have reduced to enable more devices to be fabricated within a given area. However other figures such as power dissipation, and line voltage have reduced along with increased frequency performance. There are limits to the scalability of the individual devices and as process technologies continued to shrink towards 20 nm, it became impossible to achieve the proper scaling of various device parameters. Those like the power supply voltage, which is the dominant factor in determining dynamic power were particularly affected. It was found that optimising for one variable such as performance resulted in unwanted compromises in other areas like power. It was therefore necessary to look at other more revolutionary options like a change in transistor structure from the traditional planar transistor. There are many advantages to IC manufacturers of using FinFETs.

TABLE I
ADVANTAGES OF FINFET

FINFET ADVANTAGES	
PARAMETER	DETAILS
Power	Much lower power consumption allows high integration levels. Early adopters reported 150% improvements.
Operating voltage	FinFETs operate at a lower voltage as a result of their lower threshold voltage.
Feature sizes	Possible to pass through the 20nm barrier previously thought as an end point.
Static leakage current	Typically reduced by up to 90%
Operating speed	Often in excess of 30% faster than the non-FinFET versions.

The rest of this paper is organized as follows. The Section II investigates the existing dynamic comparators. Power analysis is also presented. The proposed comparator is presented in Section III. Section IV shows Simulation results, followed by conclusions in Section V

II. EXISTING SYSTEM

The CMOS based circuits have limited scaling ability. Due to the scaling limitation short channel effect will arise. The short channel effect leads to the more power consumption and delay will also be increased. To overcome these drawbacks FINFET based circuits can be introduced. These circuits can operate at lower supply voltage.

III. PROPOSED SYSTEM

FinFET technology has recently seen a major increase in adoption for use within integrated circuits. The FinFET technology promises to provide the superior levels of scalability needed to ensure that the current progress with increased levels of integration within integrated circuits can be maintained. The FinFET offers many advantages in terms of IC processing that mean that it has been adopted as a major way forward for incorporation within IC technology.

A. Single Tail Comparator

The Circuit diagram of the Single tail comparator is shown in Fig. It is mostly used in A/D converters, with high input impedance, no static power dissipation and rail-to-rail output swing.





Fig. 1 FINFET based Single tail comparator

The operation of the comparator can be explained by using two Phases. When Clk=0, this circuit operates in reset phase. In this phase, Mtail transistor gets off and reset transistors (M7 and M8) pull both output nodes Outn and Outp to VDD to indicate a start condition and to have a valid logical level during this phase. When CLK = VDD, this circuit operates in comparison phase, transistors M7 and M8 are off, and Mtail is on. Outp, Outn which had been precharged to VDD and start to discharge with different discharging rates depending on the corresponding input voltage (INN/INP). Let us consider the case where $V_{INP} > V_{INN}$, Outp discharges faster than Outn, when Outp falls down to $V_{DD} - |threshold\ voltage\ pmos|$ well before Outn, the corresponding pMOS transistor (M5) will turn on initiating the latch regeneration caused by inverters in back-to-back connections (M3, M5 and M4, M6). Thus, Outn pulls to VDD and Outp discharges to ground. If $V_{INP} < V_{INN}$, the circuit works vice versa. This structure has the following advantages such as higher input impedance, no static power

C Proposed Double Tail Comparator



Schematic diagram of the proposed dynamic comparator. (a) Main idea. (b) Final structure

Fig.3. describes the schematic diagram of the proposed dynamic double-tail high speed comparator.

Due to the better performance of double-tail architecture in low-voltage purposes, the proposed comparator is designed based on the double-tail structure. The main idea of the proposed high speed comparator is to increase $\Delta V_{fn}/fp$ to increase the latch regeneration speed. For this reason, two control transistors (Mc1 and Mc2) have been added to the first stage in parallel to M3 or M4 transistors. The operation of the proposed comparator is as follows, when $CLK = 0$, this circuit operates in reset phase. In this phase, Mtail1 and Mtail2 are off. It will be avoiding static power consumption. M3 and M4 pulls both fn and fp nodes to VDD, hence transistor Mc1 and Mc2 are gets off. Intermediate stage transistors (MR1 and MR2) reset both latch outputs to ground. In decision-making phase, $CLK = VDD$, Mtail and Mtail2 are gets on, transistors M3 and M4 turn off. Further at the beginning of this phase, the control transistors are still in off state. Thus, fn and fp start to decrease with different rates according to the input voltages. Suppose V_{INP} is greater than V_{INN} , fn decrease faster than fp . As long as fn continues decreasing, the corresponding pMOS control transistor (Mc1) starts to turn on, pulling fp node again back to the VDD; so another control transistor (Mc2) is remains in off condition, allow fn to be discharged fully. In another words, unlike conventional double-tail dynamic comparator in proposed high speed comparator, $\Delta V_{fn}/fp$ is just a function of input transistor transconductance and input voltage difference. The proposed structure as soon as detects that for instance node fn discharges faster, a pMOS transistor (Mc1) turns on, pulling the other node fp again back to the VDD. Therefore, the voltage difference between fn and fp (V_{fn}/fp) will raises in an exponential manner, leads to the reduction of latch regeneration time. Despite of this advantages in the proposed idea, there is a drawback will be in this structure, when one of the control transistors (e.g., Mc2) turns on, a current from VDD is drawn to the ground via input and tail transistor (e.g., Mc2, M2, and Mtail1), resulting in static power consumption. To overcome this drawback, two nMOS switches [Msw1 and Msw2] are used below the input transistors as shown in Fig. 3. At the starting of the comparison phase or decision making phase, due to the both fn and fp nodes have been pre-charged to VDD. Both switches are in closed position and fn and fp start to drop with different discharging rates. As early as the comparator detects that one of the fn or fp nodes is discharging faster, control transistors will used here to increase their voltage difference. Suppose that fn is increasing up to the VDD and fp should be discharged fully, hence the switch in the charging path of fn will be opened to prevent any current drawn from VDD. but the other switch

connected to fp will be closed to allow the complete discharge of fn node. In another words, the operation of the control transistors with the switches compete with successfully the operation of the latch.

The analysis of proposed high speed comparator is similar to the conventional double-tail dynamic comparator, however the proposed dynamic comparator enhances the speed of the double-tail comparator by affecting two important factors: first, it increases the initial output voltage difference at the beginning of the regeneration and second, it enhances the effective transconductance of the latch.

IV. RESULTS AND SIMULATION

The FINFET based high speed comparator in 16nm can be designed in LT spice software. By using this software various parameters can be analyzed. The transient analysis explain the operational concepts. when $clk = 0$ and $INN > INP$, the outn will be high and outp will be low.




FIG 4: OUTPUT OF SINGLETAIL COMPARATOR USING FINFET




FIG 5: POWER DISSIPATION OF SINGLETAIL COMPARATOR USING FINFET

The above depicted simulation results shows the output waveform obtained by the transient analysis of single tail comparator using FinFET. power dissipation profile is also simulated and average power dissipation is analysed.




FIG 7: OUTPUT OF CONVENTIONAL DOUBLE TAIL COMPARATOR USING FINFET




FIG6: POWER DISSIPATION OF CONVENTIONAL DOUBLE TAIL COMPARATOR USING FINFET

The above depicted simulation results shows the output waveform obtained by the transient analysis of conventional double tail comparator using FinFET. power dissipation profile is also simulated and average power dissipation is analysed.




FIG 7: OUTPUT OF DYNAMIC DOUBLE TAIL COMPARATOR




FIG 8: POWERDISSIPATION OF DYNAMIC DOUBLE TAIL COMPARATOR

The above depicted simulation results shows the output waveform obtained by the transient analysis of dynamic doubletail comparator using FinFET. power dissipation profile is also simulated and average power dissipation is analysed.




FIG 10: OUTPUT OF PROPOSED COMPARATOR




FIG11: POWERDISSIPATION OF PROPOSED COMPARATOR

The proposed comparator is being simulated and the results are shown. The above depicted simulation results show the output waveform obtained by the transient analysis of low voltage low power double tail comparator using FinFET. Power dissipation profile is also simulated and average power dissipation is analysed.

V. CONCLUSION

In this paper, we presented a comprehensive power dissipation analysis for dynamic comparators and conventional comparators. Two common structures of conventional dynamic comparator and conventional double tail dynamic comparators were analyzed. Also, based on the analyses, a new dynamic comparator with low-voltage low power capability was proposed in order to improve the performance of the comparator. The power dissipation of the proposed comparator is reduced to a great extent in comparison with the conventional dynamic comparator and double-tail comparator.

VI. ACKNOWLEDGMENT

The author thankfully acknowledges Mrs. Poornima Indusekhar, Assistant Professor, M-CET, without whose guidance and supervision, this work would not have been possible. I would like to express my sincere gratitude to Director Dr. Ashalatha Thampuran in providing me with necessary requirements to help us to finish the work in time. I would also like to extend my whole hearted gratitude to the Head of the Department of Electronics and Communication Dr. R. Ibrahimkutty and the PG coordinator Prof. Ajith Chandran M.C. who were always ready to help me with ideas and suggestions for rectifying the mistakes that crept up time to time during the completion of this venture. I would also like to thank my friends and last but not the least the staff of ECE department for their whole hearted support and encouragement. Above all, I am thankful to the GOD ALMIGHTY!!

REFERENCES

- [1] Samaneh Babayan-Mashhadi, *Student Member, IEEE*, and Reza Lotfi, *Member, IEEE* "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator" *IEEE Trans. VLSI Systems Feb 2014*
- [2] S. U. Ay, "A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS," *Int. J. Analog Integr. Circuits Signal Process.*, vol. 66, no. 2, pp. 213–221, Feb. 2011.
- [3] A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay, "Supplyboosting technique for designing very low-voltage mixed-signal circuits in standard CMOS," in *Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers*, Aug. 2010, pp. 893–896.
- [4] B. J. Blalock, "Body-driving as a Low-Voltage Analog Design Technique for CMOS technology," in *Proc. IEEE Southwest Symp. Mixed-Signal Design*, Feb. 2000, pp. 113–118.
- [5] M. Maymandi-Nejad and M. Sachdev, "1-bit quantiser with rail to rail input range for sub-1V Σ modulators," *IEEE Electron. Lett.*, vol. 39, no. 12, pp. 894–895, Jan. 2003.
- [6] Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W. W. Walker, and T. Kuroda, "A 40Gb/s CMOS clocked comparator with bandwidth modulation technique," *IEEE J. Solid-State Circuits*, vol. 40, no. 8, pp. 1680–1687, Aug. 2005.
- [7] B. Goll and H. Zimmermann, "A 0.12 μ m CMOS comparator requiring 0.5V at 600MHz and 1.5V at 6 GHz," in *Proc. IEEE Int. Solid-State*
- [8] B. Goll and H. Zimmermann, "A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at 1.2V and 700MHz/47 μ W at 0.6V," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2009, pp. 328–329.
- [9] B. Goll and H. Zimmermann, "Low-power 600MHz comparator for 0.5 V supply voltage in 0.12 μ m CMOS," *IEEE Electron. Lett.*, vol. 43, no. 7, pp. 388–390, Mar. 2007.
- [10] D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps time," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 314–315.

- [11] P. Nuzzo, F. D. Bernardinis, P. Terreni, and G. Van der Plas, "Noise analysis of regenerative comparators for reconfigurable ADC architectures," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 6, pp. 1441–1454, Jul. 2008.
- [12] A. Nikoozadeh and B. Murmann, "An analysis of latched comparator offset due to load capacitor mismatch," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 12, pp. 1398–1402, Dec. 2006.
- [13] S. Babayan-Mashhadi and R. Lotfi, "An offset cancellation technique for comparators using body-voltage trimming," *Int. J. Analog Integr. Circuits Signal Process.*, vol. 73, no. 3, pp. 673–682, Dec. 2012.
- [14] J. He, S. Zhan, D. Chen, and R. J. Geiger, "Analyses of static and dynamic random offset voltages in dynamic comparators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 5, pp. 911–919, May 2009.
- [15] J. Kim, B. S. Leibowitz, J. Ren, and C. J. Madden, "Simulation and analysis of random decision errors in clocked comparators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 8, pp. 1844–1857, Aug. 2009.
- [16] P. M. Figueiredo and J. C. Vital, "Kickback noise reduction technique for CMOS latched comparators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 7, pp. 541–545, Jul. 2006.
- [17] B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, "Yield and speed optimization of a latch-type voltage sense amplifier," *IEEE J. Solid-State Circuits*, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
- [18] D. Johns and K. Martin, *Analog Integrated Circuit Design*, New York, USA: Wiley, 1997.

