

DESIGN OF HIGH SPEED FFT USING VEDIC MATHEMATICS

Akshata R.¹, Prof. V.P. Gejji², Prof.B.R.Pandurang³, Kanchan A. Joshi⁴

^{1,2,3} Dept. of Electronics and Communication

Gogte Institute of Technology, Belagavi, India

⁴Dept. of Electronics and Communication

KLE Dr. MSSCET, Belagavi, India

Abstract - Multipliers are extensively used in FIR filters, Microprocessors, DSP and communication applications. For higher order multiplications, a huge number of adders or compressors are to be used to perform the partial product addition. The need of low power and high speed Multiplier is increasing as the need of high speed processors are increasing. In this paper, a high performance, high throughput and area efficient architecture of a multiplier for the Field Programmable Gate Array (FPGAs) is proposed.

The most significant aspect of the proposed method is that, the developed multiplier architecture is based on vertical and crosswise structure of Ancient Indian Vedic Mathematics. As per the proposed architecture, for two 8-bit numbers; the multiplier and multiplicand, each are grouped as 4-bit numbers so that it decomposes into 4×4 multiplication modules. In this paper we have designed FFT using Vedic Mathematics. The coding is done in verilog and the FPGA synthesis is done using Xilinx library.

Keywords– FPGA, Multiplier, Xilinx.

I. INTRODUCTION

As the scale of integration keeps growing, more and more sophisticated signal processing systems are being implemented on a VLSI chip. These signal processing applications not only demand great computation capacity but also consume considerable amount of energy. While performance and area remain to be two major design goals, power consumption has become a critical concern in today's system design. The need of low power VLSI systems arises from two main forces. First, with the steady growth of operating frequency and processing capacity per chip, large current has to be delivered and the heat due to large power consumption must be removed by proper cooling techniques. Second, battery life in portable electronic devices is limited. Low power design directly leads to prolonged operation time in these portable devices. Multiplication is a fundamental operation in most signal processing algorithms. Multipliers have large area, long latency and consume considerable power. Therefore, low power multiplier design has been an important part in low power VLSI system design. There has been extensive work on low power multipliers at technology, physical, circuit and logic levels. These low-level techniques are not unique to multiplier modules and they are generally applicable to other types of modules. The characteristics of arithmetic computation in multipliers are not considered well.

Digital multipliers are the core components of all the digital signal processors (DSPs) and the speed of the DSP is largely determined by the speed of its multipliers. Two most common multiplication algorithms followed in the digital hardware are array multiplication algorithm and Booth multiplication algorithm. The computation time taken by the array multiplier is comparatively less because the partial products are calculated independently in parallel. The delay associated with the array multiplier is the time taken by the signals to propagate through the gates that form the multiplication array. Booth multiplication is another important multiplication algorithm. Large booth arrays are required for high speed multiplication and exponential operations which in turn

require large partial sum and partial carry registers. Multiplication of two n -bit operands using a radix-4 booth recording multiplier requires approximately $n / (2m)$ clock cycles to generate the least significant half of the final product, where m is the number of Booth recorder adder stages. Thus, a large propagation delay is associated with this case. Due to the importance of digital multipliers in DSP, it has always been an active area of research and a number of interesting multiplication algorithms have been reported in the literature.

In this thesis work, Nikhila Sutra is first applied to the binary number system and is used to develop digital multiplier architecture. Urdhva tiryakbhyam Sutra is also employed and it is very similar to the popular array multiplier architecture. This Sutra also shows the effectiveness of to reduce the $N \times N$ multiplier structure into an efficient 4×4 multiplier.

INTRODUCTION TO FFT

The one of the fundamental tools used in DSP applications is “Discrete Fourier Transform”. The applications like Ultra Wide Band receivers, Radars uses digital communication systems. To compute the DFT there is an requirement of n number of operations such as “ N^2 ” number of complex multiplications and “ $N(N-1)$ ” number of complex additions. Using these many number of calculation in finding the DFT will take the maximum amount of time. Hence to avoid the more number of operations we can use the “Fast Fourier Transform”. There are two structures to calculate the FFT and they are “Decimation-in Time (DIT) and Decimation-in-Frequency(DIF)”. To implement these algorithms these algorithm even faster we can use the some ancient mathematics. That is discussed in further chapter of this work.

In the conventional method we have implemented DIT-FFT algorithm using the following formula,

$$x[n] = \frac{1}{N} \sum_{k=0}^{N-1} X[k] e^{j(2\pi/N)kn}$$

In order to increase computational speed Vedic multiplication has been used to compute this FFT. And Butterfly method has been implemented. As an example the 4-point DIT-FFT is carried out as,

II. DESCRIPTION AND ANALYSIS

VEDIC mathematics is the ancient Indian system of mathematics which mainly deals with Vedic mathematical formulae and their application to various branches of mathematics. The word ‘Vedic’ is derived from the word ‘Veda’ which means the store-house of all knowledge. Vedic mathematics was reconstructed from the ancient Indian scriptures (Vedas) by Sri Bharati Krishna Tirtha (1884-1960) after his eight years of research on Vedas. According to his research, Vedic mathematics is mainly based on sixteen principles or word-formulae which are termed as Sutras. The beauty of Vedic mathematics lies in the fact that it reduces otherwise cumbersome looking calculations in conventional mathematics to a very simple one. This is so because the Vedic formulae are claimed to be based on the natural principles on which the human mind works. This is a very interesting field and presents some effective algorithms which can be applied to various branches of engineering such as computing and digital signal processing. This paper discusses a possible application of Vedic mathematics to digital signal processing in the light of application of Vedic multiplication algorithm to digital multipliers. Digital multipliers are indispensable in the hardware implementation of many important functions such as fast Fourier transforms (FFTs) and multiply accumulate (MAC). This has made them the core components of all the digital signal processors (DSPs). Two most common multiplication algorithms followed in the math coprocessor are array multiplication algorithm and booth multiplication algorithm. The array multipliers take less computation time because the partial products are calculated independently in parallel. The delay associated with the array multiplier is the time taken by the signals to propagate through the gates that form the multiplication array. This paper presents a simple digital multiplier architecture based on the ancient Vedic mathematics Sutra (formula) called Urdhva Tiryakbhyam (Vertically and Cross wise) Sutra which was traditionally used for decimal system in ancient India, this Sutra is shown to be a much more efficient

multiplication algorithm as compared to the conventional counterparts. Another paper has also shown the effectiveness of this sutra to reduce the $N \times N$ multiplier structure into efficient 4×4 multiplier structures. However, they have mentioned that this 4×4 multiplier section can be implemented using any efficient multiplication algorithm. We apply this Sutra to binary systems to make it useful in such cases. In particular, we develop an efficient 4×4 digital multiplier that calculates the partial products in parallel and hence the computation time involved is less. “Urdhva Tiryakbhyam” is a Sanskrit word means vertically and cross wise formula is used for smaller number multiplication. “Nikhilam Navatascaramam Dashatah” also a Sanskrit term indicating “all from 9 and last from 10”, formula is used for large number multiplication. The architecture of the designed Vedic multiplier comes out to be very similar to that of the popular array multiplier and hence it should be noted that Vedic mathematics provides much simpler derivation of array multiplier than the conventional mathematics.

Urdhva Tiryakbhyam Sutra: Design and software implementation

This is the general formula which is applicable to all cases of multiplication. Urdhva Tiryagbhyam means “*Vertically and Crosswise*”, which is the method of multiplication followed.




Figure 1: Hardware architecture of the Urdhva tiryakbhyam multiplier




Figure 2: 16 × 16 Bits decomposed Vedic Multiplier




Figure 3: Line diagram

Nikhilam Sutra

Nikhilam Sutra literally means “all from 9 and last from 10”. Although it is applicable to all cases of multiplication, it is more efficient when the numbers involved are large. Since it finds out the compliment of the large number from its nearest base to perform the multiplication operation on it, larger is the original number, lesser the complexity of the multiplication.




Figure 4: Procedure of multiplication using “Nikhilam Navatascharamam Dasatah” Sutra, (a) Numbers are taken below base, (b) Numbers are taken above base.

As shown in Figure 4, we write the multiplier and the multiplicand in two rows followed by the differences/addition of each of them from the chosen base. We can now write two columns of numbers, one consisting of the numbers to be multiplied (Column 1) and the other consisting of their compliments (Column 2). The product also consists of two parts which are demarcated/ incremented by a vertical line for the purpose of illustration. The right hand side (RHS) of the product can be obtained by simply multiplying the numbers of the Column 2 ($2 \times 3 = 6$ or $2 \times 4 = 8$). The left hand side (LHS) of the product can be found by cross subtraction or addition the second number of Column 2 from the first number of Column 1 or vice versa, i.e., $998 - 003 = 995$ or $997 - 002 = 995$ and $1002 + 004 = 1006$ or $1004 + 002 = 1006$. The final result is obtained by concatenating RHS and LHS (Answer = 995006 or 1006008).

The block diagram for the implementation of the algorithm is as shown in the figure.




Figure 5: Block diagram of Nikhilam sutra
These Vedic multiplier are used in FFT.




Fig.6 Reconfigurable FFT architecture using Vedic Multiplier

III. APPLICATIONS

1. The speed of multiplication operation is of great importance in DSP. Digital Signal processing is a technology that is present in almost every engineering discipline. It is also the fastest growing technology of the century and hence it poses tremendous challenges to the engineering community. Faster addition and multiplication are of extreme importance in DSP for Convolution, DFT and Digital filters .The core computing process is always a multiplication routine and hence DSP engineers are constantly looking for new algorithms and hardware to implement them. The methods in Vedic Multipliers are complementary directly and easy. Mr. Mangesh Karad and Mr. Chidgupkar highlight the use of multiplication process based on Vedic algorithms and implemented on 8085 and 8086 microprocessors. Use of Vedic algorithms shows appreciable saving of processing time.
2. Low power VLSI system design.
3. Frequency domain filtering (FIR and IIR), frequency-time transformations (FFT), Correlation, Digital Image processing.
4. Because of high speed of Vedic multiplication ALU utilizes this algorithm to give reliable output.

IV. RESULTS

The following figures show the simulation of Vedic Multiplier and also the RTL view of 8 and 16 bit multipliers.




Figure 7: Simulation result of FFT using Array multiplier by ISE




Figure 8: RTL view of FFT using array multiplier.




Figure 9: Simulation result FFT using Vedic multiplier(Urdhva-tiryakbhyam).




Figure 10: RTL view FFT using Vedic multiplier(Urdhva-tiryakbhyam).




Figure 11: Simulation result of FFT using Vedic multiplier(Nikhilam method).




Figure 12: RTL view FFT using Vedic multiplier(Nikhilam method).

From the synthesis report obtained result is shown in the table 1.

TABLE 1: PATH DELAY COMPARISON TABLE for FFT using various multipliers

Sl. No.	Method	Path delay (ns)	No. of 4input LUT	Number of IOBs	NO. Of slices
1.	FFT using Array Multiplier	58.55	658	112	369
2.	FFT using Booth Multiplier	49.33	499	112	121
3.	FFT using Urdhva Tiryakbhyam Method	42.403	3013	112	348
4.	FFT using Nikhilam Method	13.928	661	112	1656

Advantages:

1. Since the partial products and their sums are calculated in parallel, the multiplier is independent of clock frequency of processor. Thus the multiplier will require the same amount of time to calculate the product and hence is independent of clock frequency.
2. Vedic multiplier has less number of gates required for given 8×8 , 16×16 ... multipliers hence power dissipation is very small hence low power consumption i, e., power efficient.
3. As the number of bits increases, gate delay and area increases very slowly as compared to other multipliers. The numbers of devices used in Vedic multiplier are less. Therefore it is time, space efficient.
4. The main advantage is delay increases slowly as input bits increase.
5. Vedic multiplier has greatest advantage as compared to other multipliers over gate delays and regularity of structures.
6. Highest speed among conventional multiplier.
7. It has higher throughput operations.

Disadvantages:

1. Due to Urdhva tiryakbhyam structure, the system suffers from a carry propagation delay in case of large numbers.
2. As the number of bits increases above 32 or 64 bits the propagation delay in calculating RHS part of the algorithm also increases significantly.

V. FUTURE WORK

Despite the fact that Urdhva Tiryakbhyam Sutra is quick and effective yet one certainty merits seeing, that is 2×2 multiplier being the essential building piece of 4×4 multiplier thus on. This prompts era of an extensive number of halfway items (partial product terms) and obviously, expansive fan out for data flags (signals) a and b. To handle this issue, a 4×4 multiplier can be framed utilizing other quick multiplication calculations conceivable, and the higher order multiplier pieces can be done by using Urdhva Tiryakbhyam method. Likewise multiplication techniques like Toom Cook calculation can be considered for era of less fractional items (partial product terms). Likewise utilizing poorak technique, anuruyena method and subsutras it is conceivable to actualize implement much more faster FFT with much development in the way postpone (delay) contrasted with Urdhva Tiryakabhyam and nikhilam method.

VI. CONCLUSION

The FFT using Vedic Multiplier is designed in Verilog. The time delay for 8 bit array multiplier is 88.967 ns, for 8 bit booth multiplier is 46.733ns, for 8 bit Vedic multiplier using Urdhva Tiryakbhyam Method is 44.507ns, for 8 bit Vedic Multiplier using Nikhilam Method is 18.134ns. Similarly time delay for 16 bit array multiplier is 86.130ns, for 16 bit booth multiplier is 64.343ns, for 16 bit vedic Multiplier using Urdhva Tiryakbhyam is 31.443ns, for 16 bit Vedic Multiplier using Nikhilam is 20.72ns. And time delay for FFT design is- FFT using array multiplier is 58.553ns, FFT using booth multiplier is 49.33ns, FFT using Urdhva Tiryakbhyam Method is 42.403ns, FFT using Nikhilam Method is 13.928ns. hence we can say that FFT using Vedic Mathematics is much speedier than the other multipliers. Therefore the design of FFT using Udrhva Tiryakbhayam Sutra and nikhilam Sutra is highly efficient algorithm for multiplication.

REFERENCES

- [1] Vinay Kumar, "Analysis, verification and FPGA implementation of Vedic Multiplier with BIST capability". June 2009
- [2] Jagadguru Swami Sri Bharati Krishna Tirthji Maharaja, "Vedic Mathematics", Motilal Banarsidas, Varanasi, India, 1986.
- [3] Shripad Kulkarni, "Discrete Fourier Transform(DFT) by using Vedic Mathematics", report, vedicmathsindia.blogspot.com, 2007.
- [4] Himanshu Thapliyal, Saurabh Kotiyal and M. B Srinivas, "Design and Analysis of A Novel Parallel Square and Cube Architecture Based On Ancient Indian Vedic Mathematics", Centre for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, 500019, India, 2005 IEEE
- [5] "Spartan-3E FPGA Starter Kit Board User Guide", UG230 (v1.1) June 20, 2008.
- [6] P. Mehta, and D. Gawali, "Conventional versus Vedic mathematical method for Hardware implementation of a multiplier," Proc. IEEE ACT-2009, pp. 640-642, Dec. 28-29, 2009.
- [7] M. Ramalatha, K. D. Dayalan, P. Dharani, and S. D. Priya, "High Speed Energy Efficient ALU Design using Vedic Multiplication Technique," Lebanon, pp. 600-603, July 2009.
- [8] Amandeep Singh "Design and Hardware realization of a 16 Bit Vedic Arithmetic Unit" June 2010
- [9] M.E.Paramasivam, Dr.R.S.Sabeenian, "An Efficient Bit Reduction Binary Multiplication Algorithm using Vedic Methods", IEEE pp 25-28, 2010.
- [10] Balpande, s., Akare, U., Lande, S., "Performance Evaluation and synthesis of multiplier used in FFT operation using conventional and vedic algorithms" 19-21 Nov-2010, IEEE
- [11] Anvesh kumar, Ashish Raman, R K Sarin, Arun Khosla "Small Area Reconfigurable FFT Design by Vedic Mathematics" in Proc IEEE
- [12] Liu Zhaohui, Han Yueqiu. "Research of Implementing FFT in FPGA," Journal of Beijing Institute of Technology, 1999, 19(2). 234-238.

